# ING Technical Note <u>119</u> The 2 Chip EEV Mosaic

# Simon Tulloch. November 1998



# CONTENTS

- 1. General Description.
- 2. Image Quality.
  - 2.1. Image Defects.
  - 2.2. Pixel Response Non-Uniformity.
- 3. Read-out Noise.
- 4. Charge Transfer Efficiency.
- 5. Full Well and Linearity.
- 6. Mechanical Parameters.
  - 6.1. Mosaic Coplanarity and Spacing.
  - 6.2. Mosaic Alignment within Cryostat.
- 7. Operation with SDSU controller.

#### Appendices

- A. Operating Voltages
- B. Dutch Controller Software Listing.
- C. Wiring Details for Dutch controller

#### 1. General Description.

The camera contains two EEV-42-80 thinned and AR coated CCDs butted along their long axes to provide a 4K x 4K pixel mosaic.  $13.5\mu$ m pixels.  $2148 \times 4128$  pixels total including 50 x-underscan, 50 x-overscan and 28 y-overscan pixels. The active area of the mosaic measures 55.8 x 55.35 mm, with a 0.53mm gap between the chips. Both chips have two working amplifiers giving 3 - 4 electrons noise.

#### **CCD 1 Device number** : 7461-14-6.

Grade 2 device with six bright columns and one dark Bright defects :600 total, 230 in central zone. QE = 62% at 380nm, 78% at 400nm, 75% at 650nm and 14% at 950nm. No measurable dark current at -120C. Full well 170,000 electrons.

#### **CCD 2 Device number** : 7461-11-6.

Grade 1 device with one bright column . Bright defects 55 total, 16 in central zone. QE = 67% at 380nm, 81% at 400nm, 76% at 650nm and 13% at 950nm. No measurable dark current at -120C. Full well 210,000 electrons.

These two devices come from a production run that resulted in an elevated channel potential . There operational voltages are different from normal EEV42-80s.

The camera was characterised using a Dutch controller configured for two channel readout. It used two Clock cards, two ADC cards, two CDS cards and two Fibre cards. A custom designed two channel preamplifier was also used. Details of the controller configuration are included in this report.

All test data was recorded at -120C.



The mosaic during assembly

## 2. Image Quality

# 2.1. Image Defects.

The following images are each the result of stacking five 900s dark frames using an algorithm to reject cosmic rays. They show hot spots and defective columns.



Chip 2 (7461-11-6)

Chip 1 (7461-14-6)

Both Images taken with left hand amplifier

Mosaic Chip	Bright Columns	Dark Columns	Number of	
	locations	locations	Hot Spots	
CCD1	1391,1359,1676,	2001	634	
	1852,1870,2016			
CCD2	1740	none	55	

#### Hot Pixel Maps :-



Chip 2

Chip 1

Both images taken through left-hand amplifiers.

The cosmic ray count was surprisingly different for the two chips; chip 1 gave 4300 events per hour, chip 2 gave 2500 events per hour.

#### 2.2. Pixel Response Non-Uniformity.

This was measured using deeply exposed flat-fields and taking a cut across each image. There was some uneveness in the illumination but the pixel to pixel sensitivity variations are clearly visible. At 390nm a cross hatch pattern with a spatial period of about 350 pixels is visible. If the chips were illuminated at 950nm with a collimated source, fringes with an amplitude of 13 % were also visible.

Mosaic CCD 1 :-

390nm.



#### 565nm.



950nm



Mosaic CCD 2 :-







## 3. Read Out Noise.

The readout noise was characterised for all outputs in both hi-gain and lo-gain mode. These modes were selected by switching the voltage on OG2 so as to vary the output node capacitance.

The output sensitivities of the CCDs are shown below in  $\mu$ V/electron.

CCD	Left Output Hi-gain Sensitivity	Right Output Hi-gain Sensitivity	Left Output Lo-gain Sensitivity	Right Output Lo-gain Sensitivity	
1	2.95	3.3	1.1	1.1	
2	2.8	4.15	1.2	1.4	

The RMS noise is tabulated below for a variety of CDS integration times. In all cases the CDS RC constant was  $4.3\mu s$ . Both CCDs gave significantly higher gain and lower noise with their right hand outputs.

CCD 1 in Hi-Gain	8+8µs CDS time	6+6µs CDS time	4+4µs CDS time
Left Output	4.1e	3.8e	5.2e
Right Output	3.3e	3.5e	3.5e

CCD 2 in Hi-Gain	8+8µs CDS time	6+6µs CDS time	4+4µs CDS time
Left Output	4.4e	4.9e	6.2e
Right Output	3.2e	3.5e	4.1e

CCD 1 in Lo-Gain	8+8µs CDS time	6+6µs CDS time	4+4µs CDS time		
Left Output	9.8e		10.5e		
Right Output			8.6e		

CCD 2 in Lo-Gain	8+8µs CDS time	6+6µs CDS time	4+4µs CDS time
Left Output	10.0		13.2e
Right Output			10e

Noise and gain are critically dependent on the operational voltages. In particular the output FET drain and image area clock- low should be set to within 100mV of the voltages recommended in Appendix A.

## 4. Charge Transfer Efficiency

Measured using extended pixel edge response for chip 1 . Lo-Level corresponds to a signal charge of 1600 electrons, Hi-Level to a signal level of 100,000 electrons

CCD 1	VCTE Lo-Level	VCTE Hi-Level	HCTE Lo-Level	HCTE Hi-Level
Left Output	0.999998	0.999997	0.999997	0.999998
Right Output	0.999998	0.999997	0.999997	0.999998

Chip 2 was measured using the Fe-55 X-ray method:

CCD 2	HCTE Lo-Level	VCTE Lo-Level			
Left Output	0.999997	>0.999999			
Right Output	>0.999999				





#### HCTE Chip 1 Left Amplifier

#### 5. Full Well and Linearity

Full well was measured in Lo-gain mode using a pulsed LED source. The point at which the signal became sharply non-linear was coincident with the onset of vertical blooming in the image. High-gain linearity measurements are in agreement with EEV data sheets; chip 2, output right is exceptionally linear, chip 1 output right has very poor linearity.

Chip 1 : Full well = 170,000 electrons Chip 2 : Full well = 210,000 electrons



Lo-gain , left hand outputs :-



Lo-gain, right hand outputs :-





ATC



Hi-gain , left hand outputs :-



13



Hi-gain, right hand outputs :-



The linearity is fairly typical for EEV42-80s, although chip 2 right hand output is exceptionally good in hi-gain mode . The poor linearity of the chip 1 right hand side amplifier is mentioned on the EEV data sheet. The RD and OD voltages were varied by +/-0.5V in effort to improve the performance , but to no effect.

#### 6. Mechanical Parameters.

The Mosaic was built into a 2.5 l Oxford Instruments blue cryostat. The  $LN_2$  hold time when servoing at -120°C and held horizontally, with the fill tube at 12 '0' clock position, was 19.5 hours. The heater servo power required to maintain this temperature was 200mW.

#### 6.1. Mosaic Coplanarity and Spacing.

The coplanarity and relative positions of the two chips was measured using the RGO flatness scanner. Each chip was flat to within the resolution of the flatness scanner, which in this case was about  $5\mu m$ .



Chip butting was done with the aid of  $50\mu m$  PTFE shims that were removed after the chips were securely bolted to the base plate. The gap between active Silicon on either side of the join is approximately 39 pixels.



530 microns between active pixels

### 6.2 Mosaic Alignment within Cryostat

The orientation of the chips in the cryostat is orthogonal to a normal EEV 42-80 camera ; the long axis is parallel to the primary dispersion axis when used at UES on the William Herschel telescope.



The cryostat window had a thickness of 5mm. The distance from the front face of the window to the surface of the CCD was measured using a travelling microscope.



## 7. Operation with SDSU controller

There may be some problem operating the temperature servo from the SDSU controller since it is designed to use temperature sensing diodes rather than resistance thermometers. The equilibrium temperature of the mosaic in the lab, with the temperature servo disconnected, is -125 degrees C, which is only 5 degrees colder than the chosen operating temperature. Even without the temperature servo running the mosaic should still give satisfactory performance.

One of the CCDs will not image unless Serial Phase 3 is held high during transfer into the serial register.

To minimise leakage into the image area during integration hold all the serial phases, the reset clock and the dump gate high.

## **Appendix A. Operating Voltages**

When characterised using the Dutch controller, the mosaic chips had common Substrate, OG1 and OG2 connections. All the other connections were independently driven using separate clock boards for the two chips. Cross talk between the chips was just visible on frames containing bright extended sources, but cross sections across these ghosts revealed that they had sub-ADU amplitude.

The operating voltages were measured at the pre-amp using a DVM and were identical for both CCDs.

Image	Area clocks :	Lo Li	-16.0V
		111	-5.5 V
Serial l	Register clock	s: Lo	- 14.6V
		Hi	- 3.5V
Substra	ate:		-6V
OG2	Lo-gain		+3V
OG2	Hi-gain		-12V
OG1	C		-13V
RD			+2.5V
OD			16.0V
RPhi	:	Lo	-14V
		Hi	-4V
Dump	Drain		+6V

The output FET Drain current was set to 2mA.

These potentials were recommended by EEV and are very close to the device maximums. The OD and Image Area clock lo potentials are very critical. The Dump Gate is treated as another vertical phase and is driven using the same potentials as for the Image Area clocks. When referring to EEV data sheets, note that all potentials are quoted relative to image area clock lo.

#### **Appendix B : Dutch Controller Software Listing.**

1 RAM-DISK 0

0	(	DEFI	NE CLO	OCKS	) SE	QUEN	CER I	DEFI	NITI	ONS	DECI	MAL	( sm	t 2'	7 J	ul	98)
1	(	* * *	EEV42	CCD	) * * *	2 CH	IP MO	OSAI	C **:	* C	/P Le:	ft	CHAN	NEL	А	* * *	)
2	96	500 B	AUD \	Bau	d rat	e foi	r eng	gine	er's	te	rmina	1					
3	00	0 0	CLOCK	TR	ACKA	(	TS0	)	01	1	CLOCK	A	DC1		(	AC0	)
4	02	2 0	CLOCK	SI	G-SAM	PA (	CS0	)	03	0	CLOCK	R	EF-SA	MPA	(	CR0	)
5	04	1 1	CLOCK	SI	G-RST.	A (	RS0	)	11	1	CLOCK	R	EF-RS	TA	(	rr0	)
6	17	71	CLOCK	CL	AMPA	(	CL0	)	25	0	CLOCK	R	SCKA		(	RSA	)
7	(	HA1)	23	1 C	LOCK	1HCF	KA	\	Store	ed	here a	as	well	- se	ee	VCL	K
8	(	HA2)	30	0 C	LOCK	2HCI	KA	(	wrap	bc	ard A	-	label	led	HЗ	)	
9	(	HA3)	34	0 C	LOCK	3HCI	KA	(	wrap	bc	ard A	-	label	led	H2	)	
10	(	HA4)	28	0 C	LOCK	SWCI	KA										
11	(	VA1)	24	0 C	LOCK	1VCF	KΑ	\	Store	e c	harge	at	V2				
12	(	VA2)	26	1 C	LOCK	2VCI	KA	(	wrap	bc	ard A	-	label	led	V3	)	
13	(	VA3)	19	0 C	LOCK	3VCI	KA	(	wrap	bc	ard A	-	label	led	V2	)	
14	(	VA4)	31	0 C	LOCK	4VCI	KΑ										
15	(	VLA)	35	1 C	LOCK	RD/I	IA -	>	\ V-	+ D	)F, V+-	+ N	D				

2 RAM-DISK 0

0 ( DEFINE CLOCKS ) SEQUENCER DEFINITIONS DECIMAL ( smt 20 Oct 98) 1 ( \*\*\* EEV42 CCD \*\*\* 2 CHIP MOSAIC \*\*\* O/P Left CHANNEL B \*\*\* ) 2 

 2
 3
 07
 0
 CLOCK
 TRACKB
 (
 TS1
 )
 08
 1
 CLOCK
 ADC2
 (
 AC1
 )

 4
 05
 0
 CLOCK
 SIG-SAMPB
 (
 CS1
 )
 10
 0
 CLOCK
 REF-SAMPB
 (
 CR1
 )

 5
 13
 1
 CLOCK
 SIG-RSTB
 (
 RS1
 )
 15
 1
 CLOCK
 REF-RSTB
 (
 TR1
 )

 6
 12
 1
 CLOCK
 CLAMPB
 (
 CL1
 )
 32
 0
 CLOCK
 RSCKB
 (
 RSB
 )

 1
 0.5
 0
 CLOCK
 SIG-SAMPB (CSI)

 5
 1.3
 1
 CLOCK
 SIG-RSTB (RS1)

 6
 1.2
 1
 CLOCK
 CLAMPB (CL1)

 7
 (HB1)
 2.1
 1
 CLOCK
 1HCKB

 8
 (HD2)
 2.7
 0
 CLOCK
 2HCVB

 \ Stored here as well - see V 27 0 CLOCK 14 0 CLOCK ( wrap board A - labelled H3 ) ( wrap board A - labelled H2 ) 8 (HB2) 2HCKB 9 (HB3) 3HCKB 10 ( HB4) 16 0 CLOCK SWCKB 11 ( VB1) 22 0 CLOCK 1VCKB ( wrap board A - labelled V3 ) ( wrap board A - labelled V2 ) 1 CLOCK 12 ( VB2) 36 2VCKB 13 ( VB3) 20 0 CLOCK 3VCKB 14 (VB4) 29 0 CLOCK 4VCKB 15 (VLB) 33 1 CLOCK RD/IB --> \ V+ DF, V++ ND

3 RAM-DISK 0

0	( Horizontal clock ) SEQUENCER	(	smt	20	Oct	98)	
1	0 SOR HCLOCK						
2	RSCKA 10 DF 20 ND						
3	1HCKA 5 DF 15 ND						
4	2HCKA 15 ND						
5	3HCKA 10 DF 15 ND						
6	SWCKA 10 DF 15 ND						
7	RSCKB 10 DF 20 ND						
8	1HCKB 5 DF 15 ND						
9	2HCKB 15 ND						
10	3HCKB 10 DF 15 ND						
11	SWCKB 10 DF 15 ND						
12	35 EOR						
13	HCLOCK >RAM						
14	\ Routine used for clearing and windowing.						
15	>						

CTRONIX/68008 ImageForth/68 V4.2.3a 26 Nov 98 \_[H\_[J 4 RAM-DISK 0 0 (Idle routine ) SEQUENCER (Suit 12 No. -1 SOR HRINT \ Removes serial register spillage SEQUENCER ( smt 12 Nov 98) 3 4 
 2HCKA
 15
 ND
 2HCKB
 15
 ND

 3HCKA
 10
 DF
 15
 ND
 3HCKB
 10
 DF
 15
 ND
 5 б 7 \ 4VCKA 1000 ND 4VCKB 1000 ND 8 9 1005 EOR HRINT >RAM 10 11 12 13 14 15 --> 5 RAM-DISK 0 0 ( Vertical clock ) SEQUENCER ( smt 12 Nov 98) 1 2 3 SOR VCLOCK \ RD/IA 100 ND 3 \ RD/IB 100 ND 1VCKA 300DF 3002VCKA 200DF 300 ND 4 5 ND б 3VCKA 100 DF 300 ND 7 DF 300 1VCKB 300 2VCKB 200 8 ND 9 DF 300 ND 10 3VCKB 100 DF 300 ND 11 12 3HCKA 950 ND 3HCKB 950 ND 13 1002 EOR 14 VCLOCK >RAM 15 --> 6 RAM-DISK 0 0 ( Loading binned pixels smt 12 Oct 98) ( The next blocks hold the waveform changes for binned pixels ) 1 ( It require the X binning factor on the stack when loaded.) 2 3 4 ( This block holds parameters used to locate the required block) 5 6 7 \ binning factors 2,3,4,8 only 8 BLK @ 1+ VHT BIN-BLOCK ! 9 4 SOR BIN 10 3 FH LOAD 11 12 13  $\$  The BINNING routine only operates at the STANDARD readout 14  $\$  speed, even if the CCDC has been set to another speed.

15

20

<pre>ImageForth/68 V4.2.3a _[H_[J</pre>	CTRONIX/68008	26 Nov 98
7 RAM-DISK 0		
0 ( X BINNING TURBO S 1 SEQUENCER VIA SEQUE 2 : COMPILE-BIN-PIX ( 3 RSCKA 15 ND 4 CLAMPA 5 DF 5 1HCKA 5 DF 6 2HCKA 5 ND 7 3HCKA 5 DF 9 REF-SAMPA 5 DF 10 SIG-SAMPA 5 DF 11 SIG-RSTA 5 DF 12 REF-RSTA 5 DF 13 TRACKA 5 DF 14 ADC1 5 DF 15 [	PEED 4+4 us CDS) DECIMAL ( smt NCER FORTH ENDVIA DEFINITIONS xbin-factor - ) >R BIN SOR I 25 * DF 5 DF 125 ND I 0 DO 5 DF 15 ND 5 DF LOOP I 0 DO 5 DF 15 ND 5 DF LOOP I 0 DO 5 DF 15 ND 5 DF LOOP I 25 * ND 55 ND 10 DF 65 ND I 25 * DF 5 DF 40 ND I 25 * DF 5 DF 40 ND I 25 * DF 5 DF 125 ND I 25 * DF 5 DF 125 ND I 25 * DF 80 DF 45 ND I 25 * DF 80 DF 45 ND I 25 * DF 125 DF 5 ND	12 Oct 98)
8 RAM-DISK 0		
0 ( X BINNING TURBO S 1 ] ( needed since 2 RSCKB 15 ND 3 CLAMPB 5 DF 4 1HCKB 5 DF 5 2HCKB 5 ND 6 3HCKB 5 DF 7 SWCKB 5 DF 8 REF-SAMPB 5 DF 9 SIG-SAMPB 5 DF 10 SIG-RSTB 5 DF 11 REF-RSTB 5 DF 12 TRACKB 5 DF 13 ADC2 5 DF 14 R> 25 15 COMPILE-BIN-PIX BIN	PEED 4+4 us CDS) DECIMAL ( smt routine requires 2 ram-disk blocks I 25 * DF 5 DF 125 ND I 0 DO 5 DF 15 ND 5 DF LOOP I 0 DO 5 DF 15 ND 5 DF LOOP I 25 * ND 55 ND 10 DF 65 ND I 25 * DF 5 DF 40 ND I 25 * DF 5 DF 40 ND I 25 * DF 5 DF 125 ND I 25 * DF 5 DF 125 ND I 25 * DF 5 DF 125 ND I 25 * DF 125 DF 5 ND I 35 + EOR BIN >RAM ; -TEMP FORGET COMPILE-BIN-PIX	12 Oct 98)
9 RAM-DISK 0		
0 ( STANDARD SPEED 8+ 1 12 SOR SP0 2 RSCKA 13 ND 3 CLAMPA 25 DF 22 4 1HCKA 5 DF 1 5 2HCKA 15 ND 6 3HCKA 5 DF 12 8 SWCKB 5 DF 12 9 REF-SAMPA 35 DF 8 10 SIG-SAMPA 150 DF 8 11 SIG-RSTA 25 DF 22 12 REF-RSTA 25 DF 22 13 TRACKA 150 DF 8 14 ADC1 240 DF 5 ND 15 246 EOR SP0	8 us CDS ) CR SEQUENCER ( smt RSCKB 13 ND 0 ND CLAMPB 25 DF 220 5 ND 1HCKB 5 DF 15 2HCKB 15 ND 5 ND 3HCKB 5 DF 15 5 ND 10 DF 105 ND 0 ND REF-SAMPB 35 DF 80 0 ND SIG-SSAMPB 150 DF 80 0 ND SIG-SSAMPB 150 DF 80 0 ND REF-RSTB 25 DF 220 5 ND TRACKB 150 DF 85 ADC2 240 DF 5 ND >RAM>	06 Nov 98) ND ND ) ND ) ND ) ND ) ND ) ND ) ND )

<pre>ImageForth/68 V4.2.3a _[H_[J</pre>	CTRONIX/68008	26 Nov 98
10 RAM-DISK 0		
0 ( QUICK speed 6 + 6us CDS 1 7 SOR SP1 2 RSCKA 13 ND 3 CLAMPA 25 DF 180 ND 4 1HCKA 5 DF 15 ND 5 2HCKA 15 ND 6 3HCKA 5 DF 15 ND 7 SWCKA 5 DF 95 ND 10 8 SWCKB 5 DF 95 ND 10 9 REF-SAMPA 35 DF 60 ND 10 SIG-RSTA 25 DF 180 ND 12 REF-RSTA 25 DF 180 ND 13 TRACKA 125 DF 65 ND 14 ADC1 200 DF 5 ND 15 206 EOR SP1 >RAM	) SEQUENCER ( smt 22 RSCKB 13 ND CLAMPB 25 DF 180 ND 1HCKB 5 DF 15 ND 2HCKB 15 ND 3HCKB 5 DF 15 ND DF 95 ND DF 95 ND REF-SAMPB 35 DF 60 ND SIG-RSTB 25 DF 60 ND SIG-RSTB 25 DF 180 ND REF-RSTB 25 DF 180 ND REF-RSTB 25 DF 180 ND ADC2 200 DF 5 ND >	2 Oct 98)
11 RAM-DISK 0		
0 ( TURBO SPEED 4 + 4 us CDS 1 8 SOR SP2 2 RSCKA 13 ND 3 CLAMPA 23 DF 135 ND 4 1HCKA 5 DF 15 ND 5 2HCKA 15 ND 6 3HCKA 5 DF 68 ND 10 8 SWCKB 5 DF 68 ND 10 9 REF-SAMPA 30 DF 40 ND 10 SIG-SAMPA 98 DF 40 ND 11 SIG-RSTA 23 DF 135 ND 12 REF-RSTA 23 DF 135 ND 12 REF-RSTA 23 DF 135 ND 13 TRACKA 98 DF 45 ND 14 ADC1 153 DF 5 ND 15 159 EOR SP2 >RAM	) SEQUENCER ( smt 04 RSCKB 13 ND CLAMPB 23 DF 135 ND 1HCKB 5 DF 15 ND 2HCKB 15 ND 3HCKB 5 DF 15 ND DF 75 ND DF 75 ND REF-SAMPB 30 DF 40 ND SIG-SAMPB 98 DF 40 ND SIG-RSTB 23 DF 135 ND REF-RSTB 23 DF 135 ND TRACKB 98 DF 45 ND ADC2 153 DF 5 ND >	5 Nov 98)
12 RAM-DISK 0 0 ( NONASTRO SPEED 3 + 3 us ) 1 2 SOR SP3	SEQUENCER ( smt 06	5 Nov 98)
2 RSCKA 13 ND 3 1HCKA 5 DF 4 2HCKA 15 ND	RSCKB 13 ND 15 ND 1HCKB 5 DF 2HCKB 15 ND	15 ND
5 3HCKA 5 DF	15 ND 3HCKB 5 DF	15 ND
6 REF-SAMPA 25 DF	30 ND REF-SAMPB 25 DF	30 ND
7 SIG-SAMPA 83 DF	30 ND SIG-SAMPB 83 DF	30 ND
ס באטראם אסער אם אסער איז	עוז ככיים DF 53 ND	
10 TRACKA 83 DF	35 ND TRACKB 83 DF	35 ND
11 ADC1 123 DF	4 ND ADC2 123 DF	4 ND
12 CLAMPA 25 DF 1	00 ND CLAMPB 25 DF	100 ND
13 SIG-RSTA 25 DF 1	00 ND SIG-RSTB 25 DF	100 ND
14 REF-RSTA 25 DF 1 15 138 EOR SP3 >RAM>	UU NEF-RSTB 25 DF	TOO ND

<pre>ImageForth/68 V4.2 _[H_[J</pre>	.3a	CTRONIX/68008		26 Nov 98
13 RAM-DISK 0				
13 RAM-DISK 0 0 (FLASH 1 9 SOR FLA. 2 \ 3 4 5 6 \ 7 8 9 10 11 12 402 EOR 1 13 14 15>	Clear of CCD ) SH-CLR RD/IA 350 ND 1VCKA 150 DF 2VCKA 100 DF 3VCKA 50 DF 4VCKA 400 ND RSCKA 400 ND 1HCKA 400 ND 3HCKA 400 ND SWCKA 400 ND FLASH-CLR >RAM	SEQU RD/IB 150 ND 1VCKB 150 ND 2VCKB 150 ND 3VCKB 4VCKB RSCKB 1HCKB 2HCKB 3HCKB SWCKB	ENCER ( : 350 ND 150 DF 100 DF 400 ND 400 ND 400 ND 400 ND 400 ND 400 ND	smt 12 Nov 98) 150 ND 150 ND 150 ND
<pre>14 RAM-DISK 0 0 ( DUMMY P 1 10 SOR DUMI 2 RSCKA 3 CLAMPA 4 1HCKA 5 2HCKA 6 3HCKA 7 SWCKA 8 SWCKB 9 REF-SAMPA 10 SIG-SAMPA 11 SIG-RSTA 12 REF-RSTA 13 14 15 185 EOR DUM</pre>	IXEL ROUTINE 1+1 MY-PIXEL 13 ND 15 DF 59 ND 4 DF 10 ND 9 ND 4 DF 10 ND 5 DF 26 ND 5 DF 26 ND 18 DF 10 ND 44 DF 10 ND 15 DF 59 ND 15 DF 59 ND	us CDS) SEQU RSCKB CLAMPB 1HCKB 2HCKB 3HCKB 8 DF 35 ND 8 DF 35 ND 8 DF 35 ND REF-SAMPB SIG-RSTB REF-RSTB REF-RSTB	ENCER ( 1 13 ND 15 DF 9 4 DF 2 9 ND 4 DF 2 18 DF 2 18 DF 2 15 DF 9 15 DF 9 15 DF 9	smt 06 Nov 98) 59 ND 10 ND 10 ND 10 ND 10 ND 59 ND 59 ND
<pre>15 RAM-DISK 0</pre>	t Clear of CCD-N QUICK-CLR 1VCKA 150 DF 2VCKA 100 DF 3VCKA 50 DF 4VCKA 400 ND RSCKA 400 ND 1HCKA 400 ND 3HCKA 400 ND SWCKA 400 ND QUICK-CLR >RAM does a V clock egister all high	OT USED) SEQU 150 ND 1VCKB 150 ND 2VCKB 150 ND 3VCKB 4VCKB RSCKB 1HCKB 2HCKB 3HCKB 3HCKB SWCKB triplet and at ti . RUN 2 X NO. OF	ENCER ( s 150 DF 100 DF 50 DF 400 ND 400 ND 400 ND 400 ND 400 ND 400 ND 400 ND 400 ND 400 ND	smt 12 Nov 98) 150 ND 150 ND 150 ND

23

ImageForth/68 _[H_[J	V4.2.3a	CTRONIX/6	8008	26 Nov 98
16 RAM-DIS	к 0			
0 \ ( ID 1 \> 2 \ 3 \ 4 \ 5 \ 6 \ 7 \ 8 \ 9 \ 10 \ 11 \ 12 \ 30000 13 \ ROUT 14 \ V++ 15>	LE+IMO routi 12 SOR ABM-CLK RD/IA 32000 RSCKA 32000 1HCKA 32000 3HCKA 32000 RSCKB 32000 1VCKA 4000 2VCKA 6000 3VCKA 32000 4VCKA 32000 2 EOR ABM-CLK INE PREVENTS C SWITCHED TO V+	ne ) SEQUENCE ND RD/IB ND SWCKA 32000 ND 1HCKB 32000 DF 2HCKB 32000 ND 3HCKB 32000 ND SWCKB 32000 DF 8000 ND 1VC DF 4000 ND 2VC DF 3VCKB 32000 ND 4VCKB 32000 ND 4VCKB 32000 >RAM> \ M COLUMN BLOOMING FR WHICH IS OPTIMIS	R ( 32000 ND ND ND DF ND ND KB 4000 DF 80 KB 6000 DF 40 DF DF AX LENGTH OM SATURATED STA ED FOR EACH CCD	06 Nov 93) 000 ND 000 ND AR.
17 RAM-DIS	к О			
0 ( SET 1 SP0 2 SP1 3 SP2 4 SP3 5 SP0 6 BIN 7 DUMMY- 8 HCLOCK 10 HRINT 11 12 13 14 QUICK- 15 FLASH-	UP FUNCTIONS. PIXEL CLR SE CLR SE	SET-SPEED0 \ Star SET-SPEED1 \ Qui SET-SPEED2 \ tur SET-SPEED3 \ non SET-SPEED4 \ NOT SET-BIN \ Bin SET-DPIX \ Dum SET-HCLK \ H c SET-HCLK \ V c SET-HIDLE \ IDL	smt ndard speed func ck speed bo astro USED WAS CCD1 C ning function my pixel routine lock lock E ONLY H CLEAR	t 12 Nov 98) tion ONLY
18 RAM-DIS	к 0			
0 ( Cus 1 1P 2 2 1P 3 3 4 5 1P 201	tomisations fo 1 I-OFFSET ! 9 2 I-OFFSET ! 9 6 'ZERO-AD !	or 2 CHIP CAMERA ) 9 1 OD-ZERO ! 9 2 OD-ZERO ! 30 'SERVO-ZERO !	( smt \ IS,OD Offs \ Ch. 2 \ lunit=-0 1	2 06 Nov 98) Set = Ch. 1 L6degC
6 Cl (ABG 7 98 YEA 8 ( **** 9 1V 214 10 ( **** 11 : HOPG 12	<ul> <li>SEQ-BREG CLF</li> <li>SEQ-BREG CLF</li> <li>R W! NETWORK C</li> <li>************************************</li></ul>	-BIT CD1 40 PREFLASH- ************************************	2 CH. FOR SCALER ! ************************************	ABG TGUP
13 SU QUI 14 FORTH 15 : ENBT	DEFINITIONS PA 1 'SILENT W!	GE ." TWO CHIP MO VT100 RAM-DISK 1	SAIC CAMERA LIST ; I'M smt	" 500 MS

Chip 0 Configuration. Virtual head number 1 Serial number is :- EEV 7461-14-6 (CCD 1) 0 0.00 Volts Channel 0 0.00 Volts Channel 1 0 0.00 Volts Channel 2 0 3 0.00 Volts Channel 0 4 0.00 Volts Channel 0 5 0.00 Volts Channel 0 б 0.00 Volts Channel 0 7 0.00 Volts Channel 0 -17.70 Volts Channel V+S0 8 -16.00 Volts Channel V-0 9 -4.00 Volts Channel V+0 10 2.40 Volts Channel V-SL 11 rd0 2.50 Volts Channel 12 -6.00 Volts Channel 13 VSS0 -14.00 Volts Channel OG 14 -4.00 Volts Channel V++0 15 2.00 Volts Channel -13.00 Volts Channel R-S0 16 R-0 17 -4.00 Volts Channel 18 R+0 -18.00 Volts Channel 19 R+S0 7.00 Volts Channel 20 ODL0 ODH0 16.20 Volts Channel 21 OGH -13.00 Volts Channel 22 3.00 Volts Channel OGL 23 0.00 Volts Channel 7.00 Volts Channel 6.00 Volts Channel N/C1 24 ΒG 25 DUMP 26 -4.00 Volts Channel H++0 27 H+0 -4.00 Volts Channel 28 H--14.50 Volts Channel 29 2.00 Volts Channel H-S0 30 H+S0 -18.00 Volts Channel 31 <CCD1> ok

>

Chip 1	Configu	uration	ı.			
Virtua	l head 1	number	1			
Serial	number	is :-	EEV 7461-	11-6	(CCD	2)
0 1 2 3 4 5 6 7 V+S1 V-1 V+1 V-S1 RD1 VSS1 N/C2 V++1 R-S1 R-1 R+1 R+S1 ODL1 ODH1 N/C3 N/C6 N/C4 N/C7 N/C5 H++1 H+1 H+1 H+S1 H+S1	$\begin{array}{c} 0.00\\ 0.00\\ 0.00\\ 0.00\\ 0.00\\ 0.00\\ 0.00\\ 0.00\\ -17.70\\ -16.00\\ -2.40\\ 2.25\\ -6.00\\ 0.00\\ -4.00\\ 2.00\\ -13.00\\ -4.00\\ 2.00\\ -13.00\\ -4.00\\ -13.00\\ 0.00\\ 0.00\\ 0.00\\ 0.00\\ 0.00\\ 0.00\\ 0.00\\ 0.00\\ -4.00\\ -14.50\\ 2.00\\ -18.00\\ \end{array}$	Volts Volts	Channel Channel	$\begin{smallmatrix} 0 & 0 \\ 0 $		
<ccdt></ccdt>	OK					

>





Selected {	A : Left B : Left	A : Right B : Right	A : Right B : Left	A : Left B : Right
P1				
P2				
Р3	XIIXIIX	XIIXII	XXXX	
P4				
P5				

#### WHT Two Chip Mosaic Camera : Pre-amp header link configurations

#### WHT Two Chip Mosaic Camera: Orientation of Pre-Amp PCB



Blue Die-Cast Box

ATC



#### DETAILS OF LONG GREY PRE-AMP CABLE

ATC

WHT MOSAIC CAMERA PRE-AMP CABLING

SIMON TULLOCH ATC SEP 98



WHT MOSAIC CAMERA PRE-AMP CABLING

SIMON TULLOCH AT C SEP 98

# WHT Two Chip Mosaic Camera: Wiring internal to cryostat

		'X'	'Y'	'X'	Y'
	cryo	chip 1	chip 2	chip 1	chip 2
CCD Sig	20-41	21 way	21 way	15 way	15 way
P1B	Н		15		
P1A	a	15			
P2B	P		14		
P2A	K	14			
P3B	k		16		
P3A	М	16	-		
H1A	G	5,8			
H1B	R		5,8		
DGA(V4A)	j	2,10			
DGB(V4B)	b		2,10		
H2A	J	4,7			
H2B	Ν		4,7		
DUMP(ABD)	h			1,8	1,8
H3A	L	6			
H3B	f		6		
SWLA	F	1			
SWRA	S	11			
SWLB	n		1		
SWRB	е		11		
RLA	E	3			
RRA	I	9			
RLB	р		3		
RRB	Z		9		
SUBA	Y	13		13	
OG2	D			3,6	3,6
OG1	m	12,21	12,21		
RDLA	С			2	
RDRA	V			7	
RDLB	r				2
RDRB	Х				7
				0	
	N			9	
ODDD	A			10	15
ODKR	U				15
ODIB	VV ~				14
	<u>          q</u>				9 10
	<u> </u>			15	10
	с э			1/	
USINA	a			14	
SUBB	i	<- after thought	13		13
0000			10		10
N/C		17,18,19,20	17,18,19,20	4,5,11,12	4,5,11,12

2 spare pins in the 20-41

spare ->

#### WHT Two Chip Mosaic Camera:

Front Panel CCD Controller Wiring

Connect	tor from CCDC ca	ards to front	panel 20-4	1	1	1	1	
		Iclock	clock	CDS	CDS	Channel	Channel	
20-41	Function	board 0	board 1	board 0	board 1	SEQ A	SEQ B	DAC Channel
A	V3b		26				20	
В	V4b		28				29	
С	RDb		22					44
D	(RDRa)	10						
L	ODa	14						20 odint, 21 odrd
F	BG	7						25
G	RDa	22						12
Н	SUBa	23						13
J	ABD(DMP)	8						26
i	SUBb		10					56
E	OG1	21						14
M	H3b		3				14	
Ν	minus 9V			1,2				
Р	plus 9V			5,6				
R	H1b		2				21	
S	H2b		4				27	
Т	V1a	25				24		
U	V3a	26				19		
V	V2a	27				26		
W	V4a	28				31		
Х	H1a	2				23		
Y	H3a	3				34		
Z	H2a	4				30		
а	H4a	5				28		
b	R1a	18				25		
С	R1b		18				32	
d	V1b		25				22	
е	V2b		27				36	
f	chassis							
g	clk gnd	6,11,19,24						
h	H4b		5				16	
К	OG2	12						22 odint, 23 odrd
k	pre-out +			8				
m	pre-out -			7				
n	pre-out -				7			
р	pre-out +				8			
q	spare							
r	spare							
s	video screen			3,4,9				
t	spare							
j	ODb		14			 		52 odint, 53 odrd

Thiswas fixed from the APO design by the following changes : 1) line i presently goes to 37 way D pin 16 in pre-amp, reconnect to pin 10 on p4 on header strip

2) line K connect to pin 32 on 37 way pre-amp D 3) line j currently goes to pin 32 on 37way pre-amp D, reconnect to pin 16

NB H3 and H2, V2 and V3 on wire wrap pins near backplane connector of clock boards have transposed labels.

WHT 7	Гwo Chi	p Mosai	c Camera	<b>.</b>
Dutch C	ontroller (	- Clock Boar	d Wiring	
	vina tahlas s	how the con	ections needed	hetween
the two ro	ws of wire-v	vrap pins at t	he end of the clo	ock boards
Board		1)		
Left Pin	Right Pin	Function	SEQUENCER	
			CHANNEL	
H1	25D	1HCKA	23	
H2	30C	2HCKA	30	
H3	29D	3HCKA	34	
H4	30B	SWCKA	28	
V1	27C	1VCKA	24	
V2	27A	2VCKA	19	
V3	27B	3VCKA	26	
V4	28C	4VCKA	31	
V+	32A	RD/IA	35	
H+	24A		18	
C0	19B	ODRD/ODINT		
C1	28B	LOPG/HOPG		
R1	30A	R1A	25	
R2	dont care			
This is the	e same as a	normal cloc	k board	
i.e. this b	oard could b	e replaced w	ith a clock boar	d from
any other	EEV CCD o	ontroller.		
Board		2)		
Left Pin	Right Pin	Function	SEQUENCER	
			CHANNEL	
H1	24C	1HCKB	21	
H2	22A	2HCKB	27	
H3	31A	ЗНСКВ	14	
H4	25A	SWCKB	16	
V1	25B	1VCKB	22	
V2	26C	2VCKB	36	
V3	32B	<b>3VCKB</b>	20	
V4	27D	4VCKB	29	
V+	32C	RD/IB	33	
H+	dont care			
CO	19B	ODRD/ODINT		
C1	dont care			
R1	31	R1B	32	
R2	dont care			
This is he	avily modifie	ed.		·
	WHT         Dutch C         The follow         the two ro         Board         Left Pin         H1         H2         H3         H4         V1         V2         V3         V4         V+         H+         C0         C1         R1         R2         This is thr         i.e. this b         any other         H1         H2         V3         V4         V+         H+         C0         C1         R1         R2         This is thr         i.e. this b         any other         H1         H2         H3         H4         V1         V2         V3         V4         V1         V2         V3         V4         V+         H+         C0         C1         R1	WHT Two ChiDutch Controller CThe following tables sthe two rows of wire-wBoard O (CCDBoard O (CCDLeft PinRight PinH125DH230CH329DH430CH327AV227AV2V428BR130AR2dont careThis is the same as ai.e. this board could bany other EEV CCD colspan="2">COH124CH124CH124CH124CH124CH124CH124CH226CV332BV427AColspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2">Colspan="2"Colspan="2"Colspan="2"Colspan="2"Colspan="2"Colspan="2"Colspan="2"Colspan="2"Cols	WHT Two Chip MosaiDutch Controller Clock BoardThe following tables show the controller two rows of wire-wrap pins at the	WHT Two Chip Mosaic Camera         Dutch Controller Clock Board Wiring         The following tables show the connections needed         the two rows of wire-wrap pins at the end of the clock         Board 0 (CCD 1)         Left Pin         H1       25D         H2       30C         2HCKA       30         H3       29D         3HCKA       34         H4       30B         SWCKA       28         V1       27C         1VCKA       24         V2       27A         2VCKA       19         V3       27B         3VCKA       26         V4       28C         4V       28C         V4       28C         AVCKA       31         V+       32A         RD/IA       35         R1       30A         R1       20         R1       30A         R1A       25

#### Cryostat Temperature Connector

Amphenol 12-10 connector

- A Heater +
- B Heater -
- C LED +
- D LED -
- E Temp Sense ground
- F Temp sense
- G Temp sense ref.
- H Temp sense +10V

The heater is a 100 Ohm power resistor. The temperature sensor is built into a bridge arrangement inside the cryostat. Its resistance can be measured directly between pins E and F. It is a Pt100 sensor with a coefficient of -0.4046 Ohms per degree C. The internal LEDS have no current limiting resistors, a current of 5mA for about 1s will give a deep exposure.